Abstract -In this paper we shall present an NDA (Non Data Aided) adaptive carrier phase detector for coherent M-PSK receivers operating in AWGN (Additive White Gaussian Noise). It shall be shown that the detector allows the carrier synchronization PLL (Phase Locked Loop) to achieve optimal performance during both the acquisition and tracking operation modes. The conditions necessary for this optimality to be achieved will be discussed, and it shall be shown that they are quite reasonable and allow the proposed detector to be implemented in many contemporary M-PSK receivers. The optimal behaviour of the PLL will be shown to hold regardless of the SNR (Signal-to-Noise Ratio) and of the AGC (Automatic Gain Control) circuit behaviour. Moreover, the proposed detector has a simple fixed-point structure that can be feasibly implemented using few hardware resources within contemporary FPGAs (Field Programmable Gate Arrays) or ASICs (Application Specific Integrated Circuits). Finally, operation of the proposed detector under frequency-flat slow signal fading conditions is also discussed.
I. INTRODUCTION
In coherent M-PSK receivers that use a carrier synchronization PLL for coherent demodulation, these PLLs attempt to cancel the phase error between the received signal's carrier and the local oscillator. The PLL operates on an estimate of the phase error, which is provided by a carrier Phase Detector (PD). PDs can be classified into two general subcategories: Non Data Aided (NDA) and Decision Directed (DD). Some examples of NDA detectors are the Mth-order nonlinearity detector ( [1 Chap. 6] , [2 Chap. 5, 6] , [3 Chap. 5] ) and the multiphase NDA Costas loop ( [4] , [3 Chap. 5] ), and DD detectors are discussed in [1 Chap. 6] , [2 Chap. 5, 6] , [3 Chap. 5] , [5] , [6] , [7] and [8] .
In [9] it was shown that the NDA and DD detectors just cited suffer from two major drawbacks. First, at low SNRs and during acquisition they suffer from considerable self-noise, which causes a performance degradation. Secondly, their gain is strongly dependent both upon (a) the SNR and (b) the AGC circuit's operating point and performance. As shown in [9 Sec. 7] , the fact that the gain of the phase detector is not constant implies that the carrier PLL's parameters will exhibit corresponding variations. In order to combat the aforementioned shortcomings, Linn suggested in [9 Sec. 5] a simple adaptive phase detector structure that allows the PLL to perform optimally at virtually any SNR and almost independent of AGC performance. While clearly superior to previously available PDs, the structure in [9] only provides for optimal behaviour of the carrier PLL when the latter is locked, i.e. when the PLL is tracking. During acquisition, the structure of [9] only provides optimal performance at a single SNR.
The purpose of this paper is to introduce an NDA adaptive phase detector structure for M-PSK carrier synchronization which allows the carrier PLL to perform optimally during both acquisition and tracking, at all feasible SNRs, nearly independently of the AGC's behaviour. The proposed structure is essentially an elaboration upon the structure discussed in [9] , where the modification of the latter is such that optimal performance is also achieved during acquisition.
This paper draws heavily upon [9] and [10] . The reader is thus encouraged to take a look [9] and [10] before continuing, since these papers contain many derivations and definitions that shall not be repeated here due to space constraints. 
III. MODELING OF PHASE DETECTORS -A BRIEF OVERVIEW
Theoretical modeling of phase detector operation is customarily done through the PLL's linear model. Thus, in order for us to pursue the analysis of the proposed phase detector, we must first define some linear-model variables which shall be used in that characterization. For any phase detector P(n) we have the following characteristics: 1) BL Af lHpLL(j27nf)2 df w(4;+ 1 /(4;)) is the PLL's noise bandwidth (see [11 p. 30-32] ).
2) The PD's S-Curve [3 p. 206 
3) The gain of P (n) is: gp (M,K,X)A(OSp (Oe) /Oe)l e=o (1) 1-4244-0383-9/06/$20.00 ©2006 IEEE The gain is usually normalized so that it is unity at Es I No = x Most synchronization texts also assume a constant K = 1 whereupon the normalized gain is: aZ,P = gp (M:X)/gp (M,1, ) (2) ax P is called the amplitude suppression factor. However as shown in [9 App . A], despite its prevalent use, the assumption K = 1 is not realistic. Hence, in this paper we assume that K is a function of the SNR, i.e.K=YAGC(X) [9 App . A], and we define the effective amplitude suppression factor /3 p, which is used for modeling AGC effects in the PLL [9] . Formally: AX = gP(M,AIYAGC(),%)/gP(M,1,xo) (3) 4) The PLL's normalized equivalent loop noise at Oe 0 is (using [2 eq. (6-73), p. 342] and normalizing') Ne p (n) A lim (P(n) -Sp (e)) gp (M, 1, oo) (4) Oe ->0
5) The PD's selfnoise is' [5 eq . (6)] pj-2 var(Ne,P (n)). (5) 6) The PD's squaring loss [ transform any given phase detector P(n) into a phase detector R(n) for which VX i8 R =1, both during tracking and acquisition, using the schematic of Fig. 4 . Note that in Block #6 there is division of P (n) by gp (AM, 1,°°) . * Ax , which ensures not only that Vx, 8z R =1, but also (from (3)) that VX, gR(M,K,X)=1 (i.e. thatR(n) has unity gain at all SNR) which further simplifies the PLL's analysis and implementation. Fig. 4 is the general idea of the adaptive detector presented in this paper, which is now outlined. (4) and (5) are computed with K = YAGC (X) 2Note that BL here contains a factor of 1/2 w.r.t. its definition in [6] , but (6) compensates with a factor of 2 w.r.t. [6 eq . (21)].
3Sometimes, the optimal value of Co will be SNR dependent [12 Chaps. 7, 8] .
However, even in that case the desired variation of O)n will not usually corresponds to the variation induced by the changing phase detector gain, so we would rather have a constant-gain PD and modify Ofln via changing the loop filter coefficients.
the normalized Mth_order nonlinearity detector (see [9 Sec. 4 
]).
The correspondence between the modules of Fig We note and stress and that though the implementation of Fig.  5 may seem complicated at first glance, as we shall now show it is in fact very easy to implement in hardware.
It is instructive to look separately above and below the dashed line that bisects Fig. 5 . First, let us look at the lower part. Below the dashed line, the schematic bears an uncanny resemblance to the Linn adaptive phase detector shown in [9 Fig. 2] . This is no coincidence: indeed, if one follows Fig. 5 for the case of when the carrier loop is locked, it is easy to see that U NN is derived in an identical manner to VM N in [9 Fig. 2] . Hence, the behaviour of UM NC ND during tracking is identical to that of VM N (with N = NC ), as analyzed in [9] . Thus, since VM N had Vx,v3 =1 during tracking [9 Secs. 6, 7] , then V%,l u=1 during tracking. With regards to fixed-point hardware implementation, recall that in [9 Sec. 5.2] it is shown that VM N 'S implementation is compact, so that this also applies to the lower half of Fig. 5 . Furthermore, in [9] it is shown that VMN is resilient to imperfection in the AGC circuit, a conclusion that now also applies to UM NC ND during tracking. Now, let us assume that the carrier is unlocked and let's look at the schematic of Paper [10] presented a structure for SNR estimation for D-MPSK based on the Linn-Peleg lock detector and SNR estimator ( [13] , [14] ). As noted in [10 Sec . VIII], the estimator in [10] can also be used for SNR estimation for M-PSK in the absence of carrier synchronization, and that is how we employ it here.
In [ Fig. 3]) . Thus the largest absolute value that needs to be accommodated by LUT G would be
which means that the dynamic range of LUT G can be sufficiently limited to allow compact implementation in fixed-point hardware.
As for the other components of UM NC ND which appear above the dashed line, these were discussed in [10] where it was shown that they can be compactly implemented in fixed-point logic within an FPGA or ASIC. Moreover, since the structure in [10] is robust vis-a-vis imperfection in the AGC's operation, this is also true of UM,NC ND during acquisition.
To conclude this section, we have outlined the structure of the new detector UMNC ND and we have shown that it can be implemented compactly in fixed-point hardware and that is it robust with regards to AGC circuit imperfections.
V UM NC ND IN THE PRESENCE OF FADING
The previous section assumed that no fading is present. In this section, we shall see how the analysis of the previous section can be extended to include such effects. In this paper, as in [10] (but unlike [9] , [14] , and [13] ) we shall investigate the proposed phase detector in the presence of frequency-flat slow fading [ As noted in Sec. IV, for cases (a) and (b) the operation and performance of UM,NC ND during tracking is identical to that of V c , and this performance is given in [9] where it is shown that Vy, 1 v =1, and thus Vy, /1u =1. For operation during tracking for case (c) , we find that 7 will give an estimate of and hence UANC ND will have an average effective amplitude suppression factor of unity, that is V%, fiu = 1 While this is not as good a performance as having Vy,/J6zu =1, it will still allow the PLL to maintain optimal parameters, on average (over time), for all X.
VII. OPERATION DURING ACQUISITION & CONTENTS OF LUT D
As for operation when the carrier is unlocked, all of the components in Fig. 5 have been characterized except for the contents of LUT D, and this is the subject of this section.
As a preliminary step we define the following functions:
fM (X) A=X,d (11) (14) where (12) and (14) are computed using (8) In Fig. 2 we shown N, graphs of T±(x) which were computed using App. A. As can be seen in Fig. 2 , the curve of T(x) is well-behaved, so that only a small dynamic range is necessary to implement LUT D, thus making its implementation quite feasible in fixed-point hardware.
VIII.
PHASE-ERROR VARIANCE PERFORMANCE
It can be shown that, due to the fact that AC and A change much more slowly than dM (n), the squaring-loss and phase-error variance performance of UM NC ND will be identical to that of dM, but with the important difference that these results can be achieved with the PLL using UM NC,ND achieving optimal PLL parameters at all SNRs even when the PLL has a fixed (=non-adaptive) loop filter. This is proven in [9 Secs. 6-8] for operation during tracking and this can similarly be shown for operation during acquisition; here we omit these derivations due to space constraints. Thus, since (as shown in [9] ) dM has excellent phaseerror variance performance as compared to other NDA and DD detectors, the same applies to UM NC ND IX. BOUNDS ON NC AND ND In this section, due to space constraints, we shall assume that the fading is sufficiently slow so that case (a) holds. This is a particularly good assumption for microwave-wavelength satellite communications (see [17] ). However, results in the presence of fading are easily achieved using similar procedures, once the fading distribution has been ascertained.
Let us denote the natural frequency and damping factor we are trying to achieve as co, and ;. We want to achieve them at all ES I NO = X in the range X [F,cX] where F is some reasonable lower bound (e.g., the PLL's lock threshold). In this section we derive expressions for Nc and ND necessary to ensure that:
where tol is the acceptable tolerance for on and ;, C is the confidence, and cox and 4x are the natural frequency and damping ratio at ES INO =X, respectively. For NC in [9 Sec. 9] there it was found that the answer is: intersection point of the vertical threshold lines with the curves signifies values of NC and ND which will ensure the desired tolerance and confidence at and above the threshold. As we see in Fig. 3 , the value of NC that is required is often significantly lower than that of ND, given the same target tolerance and confidence.
In a practical hardware implementation, the designer would likely choose ND and NC to be the lowest powers of 2 that satisfy the requirements, thus allowing the PD to be implemented as in Fig 
X. CONCLUSIONS
In this paper we presented an adaptive phase detector for M-PSK carrier PLLs. This phase detector has a constant unity gain both during tracking and acquisition, which allows the PLL to perform optimally at all SNRs. Moreover, the detector was shown to have a compact fixed-point hardware implementation whose performance is robust vis-a-vis AGC circuit imperfections. Operation during fading was also discussed and it was shown that in that case the PLL's parameters remain optimal on average. As for phase-error variance performance, we briefly outlined derivations which show that the proposed detector has excellent phase-error variance performance. is easy to then show that T ( (x (f:) ')(x) can be expressed in closed form very simply as T(x) = 4. 
